github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-23 19:17:15 +00:00
Code Issues Releases Wiki Activity

Oops

Browse Source
This commit is contained in:
Eddie Hung 2019-08-20 20:07:38 -07:00
parent affe9c9c1a
commit 64d62710de
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/cells_sim.v
View File

@ -299,7 +299,7 @@ endmodule
module RAM32X1D (
// Max delay from: https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLM_R.sdf#L957
(* abc_arrival=11530 *) output DPO, SPO,
(* abc_arrival=1153 *) output DPO, SPO,
input D,
input WCLK,
input WE,