github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-26 20:23:59 +00:00
Code Issues Releases Wiki Activity

Merge pull request #841 from mmicko/master

Browse Source 
Fix ECP5 cells_sim for iverilog
This commit is contained in:
Clifford Wolf
2019-03-01 10:53:23 -08:00
committed by GitHub
parent 60e3c38054 ca2b3feed8
commit 66fd6396d4
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
techlibs/ecp5/cells_sim.v
View File

@@ -223,11 +223,12 @@ module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
wire muxlsr = (LSRMUX == "INV") ? ~LSR : LSR;
wire muxclk = (CLKMUX == "INV") ? ~CLK : CLK;
wire srval;
generate
if (LSRMODE == "PRLD")
wire srval = M;
assign srval = M;
else
localparam srval = (REGSET == "SET") ? 1'b1 : 1'b0;
assign srval = (REGSET == "SET") ? 1'b1 : 1'b0;
endgenerate
initial Q = srval;