github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-24 19:40:49 +00:00
Code Issues Releases Wiki Activity

Do not sigmap keep bits inside write_xaiger

Browse Source
This commit is contained in:
Eddie Hung
2019-11-25 15:42:07 -08:00
parent 7136cee6b4
commit 68717dd03b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@@ -168,7 +168,7 @@ struct XAigerWriter
}
if (keep)
keep_bits.insert(bit);
keep_bits.insert(wirebit);
if (wire->port_input || keep) {
if (bit != wirebit)