github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-24 00:03:50 +00:00
Code Issues Releases Wiki Activity

Replace std::map with dict for port_new2old_map, port_connmap, and cellbits_to_tplbits.

Browse Source
This commit is contained in:
Alberto Gonzalez
2020-04-19 22:41:21 +00:00
parent 5cb4ae4666
commit 6d64d768b0
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
passes/techmap/techmap.cc
View File

@@ -862,9 +862,9 @@ struct TechmapWorker
techmap_do_cache[new_tpl] = true;
tpl = new_tpl;
std::map<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
std::map<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
std::map<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
dict<RTLIL::SigBit, RTLIL::SigBit> port_new2old_map;
dict<RTLIL::SigBit, RTLIL::SigBit> port_connmap;
dict<RTLIL::SigBit, RTLIL::SigBit> cellbits_to_tplbits;
for (auto wire : tpl->wires().to_vector())
{