github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-21 21:08:27 +00:00
Code Issues Releases Wiki Activity

CODEOWNERS: add myself for verilog frontend and ast layer

Browse Source
This commit is contained in:
Emil J. Tywoniak
2025-06-24 10:54:13 +02:00
parent 44aa313ba9
commit 7b2bf1fe2e
1 changed files with 2 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
CODEOWNERS
View File

@@ -12,7 +12,9 @@
CODEOWNERS @nakengelhardt
passes/cmds/scratchpad.cc @nakengelhardt
frontends/ast/ @widlarizer
frontends/rpc/ @whitequark
frontends/verilog/ @widlarizer
backends/cxxrtl/ @whitequark
passes/cmds/bugpoint.cc @whitequark
passes/techmap/flowmap.cc @whitequark
@@ -30,9 +32,6 @@ docs/source/using_yosys/synthesis/abc.rst @KrystalDelusion @Ravenslofty
# These still override previous lines, so be careful not to
# accidentally disable any of the above rules.
frontends/verilog/ @zachjs
frontends/ast/ @zachjs
techlibs/intel_alm/ @Ravenslofty
techlibs/gowin/ @pepijndevos
techlibs/gatemate/ @pu-cc