github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-13 09:02:00 +00:00
Code Issues Releases Wiki Activity

add testcase for #1614

Browse Source
This commit is contained in:
Stefan Biereigel
2020-02-03 21:29:54 +01:00
parent b844b078db
commit 90c78f1f85
1 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
tests/various/bug1614.ys Normal file
View File

@@ -0,0 +1,5 @@
read_verilog <<EOT
module testcase;
wire [3:0] #1 a = 4'b0000;
endmodule
EOT