github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-27 12:43:21 +00:00
Code Issues Releases Wiki Activity

Only swap if B_WIDTH > A_WIDTH

Browse Source
This commit is contained in:
Eddie Hung
2019-07-15 11:24:11 -07:00
parent 1793e6018a
commit 91fcf034bc
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/common/mul2dsp.v
View File

@@ -33,7 +33,7 @@ module \$mul (A, B, Y);
output [Y_WIDTH-1:0] Y;
generate
if (A_WIDTH < B_WIDTH)
if (B_WIDTH < A_WIDTH)
\$__mul_gen #(
.A_SIGNED(A_SIGNED),
.B_SIGNED(B_SIGNED),