1
0
mirror of synced 2026-05-22 21:40:08 +00:00

tests: fix rtlil roundtrip test

This commit is contained in:
Emil J. Tywoniak
2026-03-18 00:48:03 +01:00
parent 21bed1a411
commit 95eae1aa6d

View File

@@ -10,7 +10,7 @@ remove_empty_lines() {
}
# write_rtlil and dump are equivalent
${YOSYS} -p "read_verilog -sv everything.v; copy alu zzz; proc zzz; dump -o temp/roundtrip-text.dump.il; write_rtlil temp/roundtrip-text.write.il"
${YOSYS} -p "read_verilog -sv everything.v; copy alu zzz; proc zzz; bufnorm -reset; dump -o temp/roundtrip-text.dump.il; write_rtlil temp/roundtrip-text.write.il"
remove_empty_lines temp/roundtrip-text.dump.il
remove_empty_lines temp/roundtrip-text.write.il
# Trim first line ("Generated by Yosys ...")