github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-05 06:11:11 +00:00
Code Issues Releases Wiki Activity

typo

Browse Source
This commit is contained in:
Anhijkt
2025-11-14 13:34:58 +02:00
parent a75b999f13
commit b08195a9cf
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
tests/various/fsm-arst.ys
View File

@@ -81,7 +81,7 @@ module self_rs_fsm (
localparam [7:0] S2 = 8'b11000111;
reg [7:0] next_state;
wire reset = (reset_reg || next_state == S1);
wire reset = next_state == S1;
always @(posedge clk or posedge reset) begin
if (reset) begin