github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-22 10:41:43 +00:00
Code Issues Releases Wiki Activity

Fixed extra semicolon

Browse Source
This commit is contained in:
Andrew Zonenberg 2016-05-07 21:14:18 -07:00
parent 85ee88b0ee
commit b5171541cd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -1,4 +1,4 @@
`timescale 1ns/1ps;
`timescale 1ns/1ps
module GP_2LUT(input IN0, IN1, output OUT);
parameter [3:0] INIT = 0;