github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-25 03:46:34 +00:00
Code Issues Releases Wiki Activity

Removed VOUT port of GP_BANDGAP

Browse Source
This commit is contained in:
Andrew Zonenberg 2016-07-11 22:45:42 -07:00
parent 8619d33114
commit baae472b83
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -36,7 +36,7 @@ module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT
endmodule
module GP_BANDGAP(output reg OK, output reg VOUT);
module GP_BANDGAP(output reg OK);
parameter AUTO_PWRDN = 1;
parameter CHOPPER_EN = 1;
parameter OUT_DELAY = 100;