github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 05:36:39 +00:00
Code Issues Releases Wiki Activity

Remove newline

Browse Source
This commit is contained in:
Eddie Hung
2019-09-26 10:31:55 -07:00
parent 781dda6175
commit c0bb1d22e8
1 changed files with 0 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
passes/pmgen/xilinx_dsp.cc
View File

@@ -494,7 +494,6 @@ void xilinx_dsp_packC(xilinx_dsp_CREG_pm &pm)
log_debug("Analysing %s.%s for Xilinx DSP packing (CREG).\n", log_id(pm.module), log_id(st.dsp));
log_debug("ffC: %s %s %s\n", log_id(st.ffC, "--"), log_id(st.ffCcemux, "--"), log_id(st.ffCrstmux, "--"));
log_debug("\n");
Cell *cell = st.dsp;