github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-29 03:15:50 +00:00
Code Issues Releases Wiki Activity

techmap: read_verilog -icells, I mean, obviously

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-24 23:25:42 +01:00
parent 09040adb2c
commit c416d39ebb
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/techmap.cc
View File

@@ -1173,7 +1173,7 @@ struct TechmapPass : public Pass {
std::vector<std::string> map_files;
std::vector<RTLIL::IdString> dont_map;
std::string verilog_frontend = "verilog -nooverwrite -noblackbox";
std::string verilog_frontend = "verilog -icells -nooverwrite -noblackbox";
int max_iter = -1;
size_t argidx;