github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-21 12:59:27 +00:00
Code Issues Releases Wiki Activity

opt_expr: remove redundant guard against sorting

Browse Source
This commit is contained in:
Emil J. Tywoniak
2025-09-17 16:06:35 +12:00
committed by Krystine Sherwin
parent 4c2752fba0
commit ce97c6dbbe
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
passes/opt/opt_expr.cc
View File

@@ -519,7 +519,7 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
cells.edge(cells.node(outbit_to_cell.at(bit)), r_index);
}
if (sort_fails < effort && !cells.sort()) {
if (!cells.sort()) {
// There might be a combinational loop, or there might be constants on the output of cells. 'check' may find out more.
// ...unless this is a coarse-grained cell loop, but not a bit loop, in which case it won't, and all is good.
log("Couldn't topologically sort cells, optimizing module %s may take a longer time.\n", log_id(module));