github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-28 19:12:08 +00:00
Code Issues Releases Wiki Activity

rtlil: fix zero width SigSpec crash in signorm setPort unsetPort

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-09 21:20:23 +01:00
parent bdce610f3d
commit d2bc970ef9
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/rtlil_bufnorm.cc
View File

@@ -952,7 +952,7 @@ void RTLIL::Cell::unsetPort(const RTLIL::IdString& portname)
if (found->second.empty())
fanout.erase(found);
}
} else {
} else if (GetSize(conn_it->second)) {
Wire *w = conn_it->second.as_wire();
log_assert(w->driverCell_ == this);
log_assert(w->driverPort_ == portname);
@@ -1093,7 +1093,7 @@ void RTLIL::Cell::setPort(const RTLIL::IdString& portname, RTLIL::SigSpec signal
int i = 0;
for (auto bit : signal)
fanout[bit].insert(PortBit(this, portname, i++));
} else {
} else if (GetSize(signal)) {
Wire *w = signal.as_wire();
log_assert(w->driverCell_ == nullptr);
log_assert(w->driverPort_.empty());