github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-08 01:21:19 +00:00
Code Issues Releases Wiki Activity

nullptr check

Browse Source
This commit is contained in:
Eddie Hung
2019-06-24 23:37:01 -07:00
parent 2f770b7400
commit d2fed0a7f1
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
passes/techmap/abc9.cc
View File

@@ -124,6 +124,7 @@ void handle_loops(RTLIL::Design *design)
RTLIL::SigSpec sig;
for (auto b : it->second) {
Wire *w = b.wire;
if (!w) continue;
if (w->port_output) {
log_assert(w->get_bool_attribute("\\abc_scc_break"));
w = module->wire(stringf("%s.abci", w->name.c_str()));