github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-28 19:12:08 +00:00
Code Issues Releases Wiki Activity

opt_merge_inc: re add initvals deletion

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-11 12:35:16 +01:00
parent 621bb778f5
commit d39ce10601
1 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
passes/opt/opt_merge_inc.cc
View File

@@ -439,7 +439,14 @@ struct OptMergeIncWorker
for (auto &[port, sig] : cell->connections()) {
if (cell->output(port)) {
// TODO why was this removed before?
RTLIL::SigSpec other_sig = other_cell->getPort(port);
Const init = initvals(other_sig);
initvals.remove_init(sig);
initvals.remove_init(other_sig);
module->connect(sig, other_cell->getPort(port));
assign_map.add(sig, other_sig);
initvals.set_init(other_sig, init);
}
}