github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-11 10:54:38 +00:00
Code Issues Releases Wiki Activity

Update CHANGELOG

Browse Source
This commit is contained in:
Eddie Hung
2019-06-07 17:00:36 -07:00
parent 816b5f5891
commit d5f0b73fd9
1 changed files with 2 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
CHANGELOG
View File

@@ -16,12 +16,10 @@ Yosys 0.8 .. Yosys 0.8-dev
- Added "gate2lut.v" techmap rule
- Added "rename -src"
- Added "equiv_opt" pass
<<<<<<< HEAD
- Added "muxpack" pass
=======
- Added "read_aiger" frontend
>>>>>>> origin/master
- Added "muxpack" pass
- "synth_xilinx" to now infer hard shift registers, using new "shregmap -tech xilinx"
- "synth_xilinx" to now infer wide multiplexers
Yosys 0.7 .. Yosys 0.8