github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-31 14:12:20 +00:00
Code Issues Releases Wiki Activity

readme: Fix formatting of a keyword

Browse Source 
Single quotes were used instead of backticks leading to
incorrect formatting.
This commit is contained in:
Konrad Beckmann
2018-08-06 13:30:33 +09:00
parent e275692e84
commit da53206cd4
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -389,7 +389,7 @@ Verilog Attributes and non-standard features
Non-standard or SystemVerilog features for formal verification
==============================================================
- Support for ``assert``, ``assume``, ``restrict``, and ``cover'' is enabled
- Support for ``assert``, ``assume``, ``restrict``, and ``cover`` is enabled
when ``read_verilog`` is called with ``-formal``.
- The system task ``$initstate`` evaluates to 1 in the initial state and