github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-02 23:21:07 +00:00
Code Issues Releases Wiki Activity

Quick fix

Browse Source
This commit is contained in:
Miodrag Milanovic
2022-02-28 11:40:06 +01:00
parent 56b968f61c
commit dfd4c81eac
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/sim.cc
View File

@@ -1304,6 +1304,8 @@ struct SimWorker : SimShared
state = 3;
break;
default:
log("Simulating cycle %d.\n", cycle);
top->setState(inputs, line);
if (cycle) {
set_inports(clock, State::S1);
set_inports(clockn, State::S0);