github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-22 21:40:08 +00:00
Code Issues Releases Wiki Activity

ff: fixup initvals with signorm direct drive wire if it's created, not old driven wire

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-09 23:38:10 +01:00
parent 3dc45005f2
commit e5266d0fbc
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/ff.cc
View File

@@ -635,8 +635,6 @@ Cell *FfData::emit() {
return nullptr;
}
}
if (initvals && !is_anyinit)
initvals->set_init(sig_q, val_init);
if (!is_fine) {
if (has_gclk) {
log_assert(!has_clk);
@@ -747,6 +745,8 @@ Cell *FfData::emit() {
}
}
cell->attributes = attributes;
if (initvals && !is_anyinit)
initvals->set_init(cell->getPort(ID::Q), val_init);
return cell;
}