1
0
mirror of synced 2026-02-25 16:41:06 +00:00

Add shregmap -tech xilinx test

This commit is contained in:
Eddie Hung
2019-06-12 08:34:06 -07:00
parent 8691596d19
commit e7a8cdbccf

View File

@@ -64,3 +64,4 @@ sat -verify -prove-asserts -show-ports -seq 5 miter
# design -load gate
# stat