Add shregmap -tech xilinx test
This commit is contained in:
@@ -64,3 +64,4 @@ sat -verify -prove-asserts -show-ports -seq 5 miter
|
||||
|
||||
# design -load gate
|
||||
# stat
|
||||
|
||||
|
||||
Reference in New Issue
Block a user