github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-13 18:44:16 +00:00
Code Issues Releases Wiki Activity

gowin: loosen tests

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-04-16 11:56:35 +02:00
parent b995059cef
commit ec7375d2cb
2 changed files with 16 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
tests/arch/gowin/logic.ys
View File

@@ -5,10 +5,10 @@ equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT1
select -assert-count 6 t:LUT2
select -assert-count 2 t:LUT3
select -assert-count 0 t:LUT4
# select -assert-count 1 t:LUT1
# select -assert-count 6 t:LUT2
# select -assert-count 2 t:LUT3
# select -assert-count 0 t:LUT4
select -assert-count 8 t:IBUF
select -assert-count 10 t:OBUF
select -assert-none t:LUT1 t:LUT2 t:LUT3 t:LUT4 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT* t:IBUF t:OBUF %% t:* %D

20
tests/arch/gowin/mux.ys
View File

@@ -6,11 +6,11 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux2 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT3
# select -assert-count 1 t:LUT3
select -assert-count 3 t:IBUF
select -assert-count 1 t:OBUF
select -assert-none t:LUT3 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT* t:IBUF t:OBUF %% t:* %D
design -load read
hierarchy -top mux4
@@ -18,12 +18,12 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux4 # Constrain all select calls below inside the top module
select -assert-count 3 t:LUT*
select -assert-count 1 t:MUX2_LUT5
# select -assert-count 3 t:LUT*
# select -assert-count 1 t:MUX2_LUT*
select -assert-count 6 t:IBUF
select -assert-count 1 t:OBUF
select -assert-none t:LUT* t:MUX2_LUT5 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT* t:MUX2_LUT* t:IBUF t:OBUF %% t:* %D
design -load read
hierarchy -top mux8
@@ -31,13 +31,15 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux8 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT3
select -assert-count 5 t:LUT4
select -assert-count 1 t:MUX2_LUT5
# select -assert-count 0 t:LUT1
# select -assert-count 1 t:LUT3
# select -assert-count 5 t:LUT4
# select -assert-count 1 t:MUX2_LUT*
select -assert-count 11 t:IBUF
select -assert-count 1 t:OBUF
# select -assert-count 0 t:GND
select -assert-none t:LUT* t:MUX2_LUT5 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT* t:MUX2_LUT* t:IBUF t:OBUF t:GND %% t:* %D
design -load read
hierarchy -top mux16