github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-07 00:57:07 +00:00
Code Issues Releases Wiki Activity

Fix typo in manual

Browse Source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf
2019-01-07 10:07:28 +01:00
parent 8a63fc51d3
commit f042559e9d
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
manual/CHAPTER_CellLib.tex
View File

@@ -437,7 +437,7 @@ otherwise.
\begin{lstlisting}[mathescape,language=Verilog]
always @($ClkEdge$ C, $RstEdge$ R)
if (R == $RstLvl$)
Q <= $RstVa$l;
Q <= $RstVal$;
else
Q <= D;
\end{lstlisting}