github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-27 18:50:03 +00:00
Code Issues Releases Wiki Activity

fix formatting

Browse Source 
Signed-off-by: Ethan Mahintorabi <ethanmoon@google.com>
This commit is contained in:
Ethan Mahintorabi
2024-02-05 07:23:04 +00:00
parent bc66dfd9ea
commit ff578ecabd
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verific/verific.cc
View File

@@ -351,7 +351,7 @@ RTLIL::SigBit VerificImporter::netToSigBit(Verific::Net *net) {
else if (net && net->IsX())
return RTLIL::State::Sx;
else if (net)
return net_map_at(net);
return net_map_at(net);
else
return RTLIL::State::Sz;
}