github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-22 21:40:08 +00:00
Code Issues Releases Wiki Activity
16,147 Commits 145 Branches 67 Tags
docs-preview-contributing_help
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00