github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-09 18:11:05 +00:00
Code Issues Releases Wiki Activity
16,600 Commits 119 Branches 64 Tags
main
Commit Graph

3 Commits

Author SHA1 Message Date
Adrien Prost-Boucle
c7de531231 URAM mapping : Fix port indexes according to Yosys warnings 2025-05-09 15:09:11 +02:00
Adrien Prost-Boucle
c4a49f0c55 Create a single-port URAM mapping to support memories 2048 x 144b 2025-05-09 14:16:03 +02:00
Marcelina Kościelnicka
3b2f95953c xilinx: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00