github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 23:47:15 +00:00
Code Issues Releases Wiki Activity
4,361 Commits 120 Branches 64 Tags
0124512f28e8bbd2c1865eac0ec00f955e2bf72a
Commit Graph

3 Commits

Author SHA1 Message Date
Clifford Wolf
7319951145 Added memory_bram "make_outreg" feature 2015-04-09 16:08:54 +02:00
Clifford Wolf
229825e1b8 Xilinx DRAMS: RAM64X1D, RAM128X1D 2015-04-09 13:37:07 +02:00
Clifford Wolf
b00cad81d7 Towards DRAM support in Xilinx flow 2015-04-09 08:17:14 +02:00