github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-25 16:41:06 +00:00
Code Issues Releases Wiki Activity
4,361 Commits 120 Branches 64 Tags
0124512f28e8bbd2c1865eac0ec00f955e2bf72a
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00