github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-08 01:21:19 +00:00
Code Issues Releases Wiki Activity
15,232 Commits 119 Branches 64 Tags
059228dd4e11b151df2ccb11d4e48e07abf33e8e
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
397dfccb30 Support for SystemVerilog interfaces as a port in the top level module + test case 2018-10-20 11:58:25 +02:00