github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 20:49:44 +00:00
Code Issues Releases Wiki Activity
9,649 Commits 131 Branches 66 Tags
1158bbf7dbd4d6c6efea1622ff72592d13b2f607
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00