github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-21 07:05:05 +00:00
Code Issues Releases Wiki Activity
1,135 Commits 121 Branches 64 Tags
11d2add1b9984a9dabe02e5073e09ca497024dd8
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00