github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-02 15:11:06 +00:00
Code Issues Releases Wiki Activity
7,773 Commits 117 Branches 63 Tags
16df8f5a323e6ac2ccdb33fa115c59c9c7c3d856
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00