github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-10 18:39:50 +00:00
Code Issues Releases Wiki Activity
15,625 Commits 120 Branches 64 Tags
1cdf058df476d413bbdd486541a9cd1da426dbbd
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00