github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 21:50:07 +00:00
Code Issues Releases Wiki Activity
10,133 Commits 134 Branches 66 Tags
22765ef0a5ff5af9f6efae9b5443afa7bccfb4e5
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00