github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 04:56:37 +00:00
Code Issues Releases Wiki Activity
9,901 Commits 131 Branches 66 Tags
2a59cd9ed0c6d4ddf19fc735682fa236018bcf2c
Commit Graph

2 Commits

Author SHA1 Message Date
Miodrag Milanovic
acb341745d Fix invalid verilog syntax 2020-03-14 14:33:44 +01:00
whitequark
9ef078848a gate2lut: new techlib, for converting Yosys gates to FPGA LUTs. 2018-12-05 17:13:27 +00:00