github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-28 19:12:08 +00:00
Code Issues Releases Wiki Activity
443 Commits 131 Branches 65 Tags
2b5f4d1df3cb4ff8e47eaf4d2e48829eedb4bead
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00