github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-12 03:07:07 +00:00
Code Issues Releases Wiki Activity
4,961 Commits 125 Branches 64 Tags
2c6358ea25d595bf014a564860e3ffde7eddb2cb
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00