github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-25 16:41:06 +00:00
Code Issues Releases Wiki Activity
11,240 Commits 120 Branches 64 Tags
2cef48bf2cb78aaa4b4dd1ea0bc064c8d12e7147
Commit Graph

2 Commits

Author SHA1 Message Date
Marcin Kościelnicki
30854b9c7f xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*. 2020-02-07 01:00:29 +01:00
David Shah
6769d31ddb xilinx: Add support for UltraScale[+] BRAM mapping 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-23 11:47:37 +01:00