github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-26 00:44:49 +00:00
Code Issues Releases Wiki Activity
7,945 Commits 121 Branches 64 Tags
33e6d0558500d14e6711f7fc4ded1ebdb296bcaa
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00