github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-07 00:57:07 +00:00
Code Issues Releases Wiki Activity
829 Commits 119 Branches 64 Tags
34eb77d2bfbd8d07bb10059e0b85dafa5f1f85ab
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00