github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-25 16:41:06 +00:00
Code Issues Releases Wiki Activity
14,198 Commits 120 Branches 64 Tags
37573a6f00a8d8ed9ef5a16b5f1ac718c66b07aa
Commit Graph

1 Commits

Author SHA1 Message Date
Ruben Undheim
d5aac2650f Basic test for checking correct synthesis of SystemVerilog interfaces 2018-10-18 22:40:53 +02:00