github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-01 14:07:24 +00:00
Code Issues Releases Wiki Activity
752 Commits 134 Branches 66 Tags
375c4dddc19c7029b82d9d4482f32938b7f6cd85
Commit Graph

1 Commits

Author SHA1 Message Date
Clifford Wolf
00a6c1d9a5 Major redesign of expr width/sign detecion (verilog/ast frontend) 2013-07-09 14:31:57 +02:00