github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-12 03:07:07 +00:00
Code Issues Releases Wiki Activity
13,522 Commits 125 Branches 64 Tags
3a36612ec7bbf4e445e5dc80a902002f1bd0bfa4
Commit Graph

3 Commits

Author SHA1 Message Date
Marcelina Kościelnicka
24027b5446 proc_memwr: Use the v2 memwr cell. 2021-08-11 13:34:10 +02:00
Marcelina Kościelnicka
fd79217763 Add v2 memory cells. 2021-08-11 13:34:10 +02:00
Marcelina Kościelnicka
a23d9409e7 opt_mem: Remove write ports with const-0 EN. 
Fixes #2765.
 2021-05-23 14:30:56 +02:00