github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-04 16:03:04 +00:00
Code Issues Releases Wiki Activity
13,522 Commits 119 Branches 64 Tags
3a36612ec7bbf4e445e5dc80a902002f1bd0bfa4
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00