github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-14 20:15:57 +00:00
Code Issues Releases Wiki Activity
8,864 Commits 124 Branches 64 Tags
3c2e910bb3845f2e1507bc1985aaae1d0eba7245
Commit Graph

1 Commits

Author SHA1 Message Date
Maciej Kurc
1f52332b8d Added tests for Verilog frontent for attributes on parameters and localparams 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2019-05-16 12:53:43 +02:00