github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-16 11:40:12 +00:00
Code Issues Releases Wiki Activity
17,082 Commits 142 Branches 67 Tags
3d5ee37d9a6c8a22b97762e6a1bc656b5f114e59
Commit Graph

1 Commits

Author SHA1 Message Date
Udi Finkelstein
536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
 2018-10-25 02:37:56 +03:00