github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 23:27:07 +00:00
Code Issues Releases Wiki Activity
4,388 Commits 139 Branches 66 Tags
3e89cf68bdc4e9eeb55bd9450121f421bcdc554a
Commit Graph

2 Commits

Author SHA1 Message Date
Miodrag Milanovic
0de328da8f Fixed Anlogic simulation model 2019-01-25 19:25:25 +01:00
Miodrag Milanovic
83bce9f59c Initial support for Anlogic FPGA 2018-12-01 18:28:54 +01:00