github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-05 08:14:43 +00:00
Code Issues Releases Wiki Activity
12,371 Commits 119 Branches 64 Tags
3ec00cceaa62ad7e06bdaa0fa48eaaffeae8982c
Commit Graph

2 Commits

Author SHA1 Message Date
Marcelina Kościelnicka
93508d58da Add $bmux and $demux cells. 2022-01-28 23:34:41 +01:00
Marcelina Kościelnicka
0aad88a2fb Add clean_zerowidth pass, use it for Verilog output. 
This should remove instances of zero-width sigspecs in the netlist,
avoiding problems in the Verilog backend with emitting them.

See #3103.
 2021-12-12 19:56:50 +01:00