github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-18 21:56:48 +00:00
Code Issues Releases Wiki Activity
12,371 Commits 128 Branches 64 Tags
3ec00cceaa62ad7e06bdaa0fa48eaaffeae8982c
Commit Graph

1 Commits

Author SHA1 Message Date
Zachary Snow
c18ddbcd82 verilog: impose limit on maximum expression width 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
 2021-03-04 15:20:52 -05:00